Training

From cleanroom
Revision as of 13:17, 28 November 2017 by Shiv (talk | contribs)
Jump to navigation Jump to search

Getting trained on tool. Expand the relevant tool section below:

Elionix

  • You must be at least a Master student or signed up for a long term (>6 months) project to be allowed to use a tool.
  • You'll need 3 sessions of about 2.5 hrs each on the tool to get trained on this tool.
  • You'll also need a software session of about 0.5 hrs.
  • Before any training slots are booked on the tool you'll need all of the following to prepared:
    • Si chip (5-10 mm square) spin coated with A2 and baked at 185C/2mins.
    • A design (gds, dxf, cif) with:
      • 4 alignment crosses (find out what marks work on the tool from your sub-group).
      • Something to break the symmetry so you can tell chip orientation with your bare eye
      • A pattern that you will use to test overlay (alignment between two lithography steps). A Vernier pattern is commonly used. Feel free to test your ideas.
      • Something creative, somethin fun :) This is an exercise in learning CAD as well.
    • Then follow workflow 3 at Qdev wiki to convert your design file into the Elionix exposure format *co7

Raith e-Line

AJA metallization, sputtering or ion milling

ALD 1 & 2